### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:	1
Leslie E. Cline et al.	Examiner: C. W. Chung
Serial No. 09/751,528	) Art Unit: 2115
Filed: December 29, 2000	RECEIVED
For: PROCESSOR PERFORMANCE STATE CONTROL	) JUN 0 9 2004
Director of U.S. Patent and Trademark Office Alexandria, VA 22313-1450	Technology Center 2100

### DECLARATION UNDER 37 C.F.R. §1.131

- Leslie E. Cline, Xia Dai, Varghese George, and Robert L. Farrell hereby declare that:
- 1. We are the co-inventors of the above-captioned patent application and the subject matter described and claimed therein.
- 2. Prior to December 13, 2000, we the undersigned conceived and reduced to practice the invention described and claimed in the above-captioned patent application (hereinafter "the present invention"), as shown by the Exhibit attached to this declaration. The Exhibit is an Invention Disclosure form submitted by us to our employer located in the United States prior to December 13, 2000. The dates on the Exhibit have been redacted. Each of the redacted dates on the Exhibit are prior to December 13, 2000.
- 3. Intel Corporation is the assignee of the present invention.

We hereby declare that all statements herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made knowing that willful false statements and the like are punishable by fine or imprisonment, or both under § 1001 of Title 18 of United States Code, and such willful or false statements may jeopardize the validity of the above-identified application or any patent issuing therefrom.

	Respectfully submitted,
Date: <u>May 3</u> , 2004	Leslie E. Cline
Date:, 2004	Xia Dai
Date:, 2004	Varghese George
Date:, 2004	Robert L. Farrell

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Leslie E. Cline et al.	Examiner: C. W. Chung
Serial No. 09/751,528	Art Unit: 2115
Filed: December 29, 2000	RECEIVED
For: PROCESSOR PERFORMANCE	
STATE CONTROL	JUN 0 9 2004
Director of U.S. Patent and Trademark Office Alexandria, VA 22313-1450	Technology Center 2100

### **DECLARATION UNDER 37 C.F.R. §1.131**

- Leslie E. Cline, Xia Dai, Varghese George, and Robert L. Farrell hereby declare that:
- 1. We are the co-inventors of the above-captioned patent application and the subject matter described and claimed therein.
- 2. Prior to December 13, 2000, we the undersigned conceived and reduced to practice the invention described and claimed in the above-captioned patent application (hereinafter "the present invention"), as shown by the Exhibit attached to this declaration. The Exhibit is an Invention Disclosure form submitted by us to our employer located in the United States prior to December 13, 2000. The dates on the Exhibit have been redacted. Each of the redacted dates on the Exhibit are prior to December 13, 2000.
- 3. Intel Corporation is the assignee of the present invention.

We hereby declare that all statements herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made knowing that willful false statements and the like are punishable by fine or imprisonment, or both under § 1001 of Title 18 of United States Code, and such willful or false statements may jeopardize the validity of the above-identified application or any patent issuing therefrom.

Respectfully submitted,

Date:, 2004	
	Leslie E. Cline
Date: 04/29, 2004	Din
——— <u>(</u>	Xia Dai
Date:, 2004	
	Varghese George
Date:, 2004	
	Robert L. Farrell

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

/	
In re Application of:	)
Leslie E. Cline et al.	) Examiner: C. W. Chung
Serial No. 09/751,528	) Art Unit: 2115
Filed: December 29, 2000	)
For: PROCESSOR PERFORMANCE	RECEIVED
STATE CONTROL	) JUN 0 9 2004
Director of U.S. Patent and Trademark Office	Technology Center 2100

### **DECLARATION UNDER 37 C.F.R. §1.131**

- Leslie E. Cline, Xia Dai, Varghese George, and Robert L. Farrell hereby declare that:
- 1. We are the co-inventors of the above-captioned patent application and the subject matter described and claimed therein.
- 2. Prior to December 13, 2000, we the undersigned conceived and reduced to practice the invention described and claimed in the above-captioned patent application (hereinafter "the present invention"), as shown by the Exhibit attached to this declaration. The Exhibit is an Invention Disclosure form submitted by us to our employer located in the United States prior to December 13, 2000. The dates on the Exhibit have been redacted. Each of the redacted dates on the Exhibit are prior to December 13, 2000.
- 3. Intel Corporation is the assignee of the present invention.

Alexandria, VA 22313-1450

(see reverse side for significations) We hereby declare that all statements herein of our own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made knowing that willful false statements and the like are punishable by fine or imprisonment, or both under § 1001 of Title 18 of United States Code, and such willful or false statements may jeopardize the validity of the above-identified application or any patent issuing therefrom.

### Respectfully submitted,

Date:	, 2004	
		Leslie E. Cline
Date:	, 2004	Xia <i>D</i> ai
Date: 4/30/	, 2004	Varghese George
Date: <u>4/29/</u>	, 2004	had Sold Frull

Robert L. Farrell

17 Total	TEL INVENTION DI	SCLOSURE	AUG - 1 2000
DATE: JUIY 27, 20007	NEY-CLIENT PRIVILEGED	COMMUNICATION	HOG ~ 2000
IUN 0 7 2004	# Plas Jorns /It	tg1 mpg	
It is important to provide accurate an	Adetailed information on the	ris form. The information	will be used to evaluate
Annual reservation for bossider litting as a	Spatent application. When	completed and signed in	ease return this form to
the Legal Department at	f you have any questions,	please call 264-0444.	
Inventor: Cline	Leslie		·
Last Name	RNA-6-49	First Name	E Middle Initial
Phone 408-765-7066	M/S:RN6 49	Fax # 408-765-4614	
Citizenship: USA	WWID: <u>10580426</u>	(Contractor VEC	NO V
Inventor E-Mail Address: Les.Cline@	intel.com		IIII 9 1 2000
Home Address: _649 Madrone Avenue			- JOE 9 1 2000
City Sunnyvale	State <u>CA</u> Zip 94085	Country USA PAT	ENT DATABASE GROUP
*Corporate Level Group (e.g. iABG, N			Edivision AlouTEAN
Supervisor* Sung-Soo Cho			
	odkice	_ ^.	~ · /) /
Inventor: Dai	Yie addition	350 and thene	masOr, Sax JOSE CA 95/24
Last Name	CHP3-108/	First Name	Middle Initial
Phone <u>408-765-7560</u>	_ M/S: _ <del>RNS-52</del>	Fax # 408-765-4077	
	WWID: _10177836		NO_X
Inventor E-Mail Address: Kevin.Dai@i	ntel.com		
Home Address: 1423 Chavez Way		ć	· · · · · · · · · · · · · · · · · · ·
City San Jose	State CA Zip 95131	Country USA	
*Corporate Level Group (e.g. iABG, N	CG, CEG) IABG D	lyision MPG Si	Indivision 100.7021.6
Supervisor* Pochang Hsu	WWID 10074343	Phone 408-765-677	2 M/S: DN6 52
		1 1101101	Z 140. 1110-02
inventor: <u>George</u>	Vomboo		
Last Name	Varghese	First Name	Middle Initial
Phone 916-356-5048	_ M/S: <u>FM5-162</u>	Fax #_916-356-2205	imidolo liittai
Citizenship: INDIAN	WWID: 10062337		NO _X
Inventor E-Mail Address: Varghese.Ge			
Home Address: 1113 Halidon Way			
City Folsom	State CA Zip 95630	Country USA	
*Corporate Level Group (e.g. IABG, N		· · · · · · · · · · · · · · · · · · ·	ıbdivision <u>100-75</u> 11-6
Supervisor* Joe Skupnjak		Phone 356-5025	· ·
	WWID <u>10011134</u>	Friorie _330-3023	M/S: <u>FM5-162</u>
Jnventor: Farrell	<b></b> .	•	
Last Name	Robert	First Name	L Middle Initial
Phone 916-356-3855	M/S: <u>FM5-162</u>	_ Fax # <u>916-345-2205</u>	Middle Initial
Citizenship: USA	WWID: 10034296	Contractor: YES	NO V
Inventor E-Mail Address: Robert L.Farr	· · · · · · · · · · · · · · · · · · ·		NO <u>X</u>
Home Address: 2167 Promontory Poin			
City Gold River	a constitution	0	
	State CA Zip 95670	Country USA	
*Corporate Level Group (e.g. iABG, NO	,u, CEG) <u>IABG</u> Di	vision <u>MPG</u> Su	bdivision <u>100-7511-6</u>

\_\_ WWID <u>10017794</u>

\_\_\_ Subdivision <u>100-7511-6</u>

Phone <u>356-5025</u> M/S: <u>FM5-162</u>

<sup>\*</sup>If you are unsure of this information, please discuss with your manager.

2.	Title of Invention: M & A for Intel® SpeedStep™ technology Direct Processor Performance State control.
3.	What technology/product/process (code name) does it relate to (be specific if you can): CPU Geyserville technology, defines a new method for software to select Geyserville states.
4.	Include several key words to describe the technology area of the invention in addition to # 3 above: <u>Intel® SpeedStep™</u> <u>Technology, Processor Performance State, ACPI 2.0 Specification.</u>
5.	Stage of development (i.e. % complete, simulations done, test chips if any, etc.): Concept is 100% complete, currently appears unlikely that this idea will be used in any Intel products in the near future (might be used by other CPU vendor(s)).
6.	(a) Has a description of your invention been, or will it shortly be, published outside Intel:
	NO: X YES: If YES, was the manuscript submitted for pre-publication approval?
	IDENTIFY THE PUBLICATION AND THE DATE PUBLISHED:
	(b) Has your invention been used/sold or planned to be used/sold by Intel or others?
	* NO: X YES: YES: SOLD:

	(c) Does this invention relate the choosy that is or will be covered by a SIG (special interest group)/standard/
	NO: X YES: Name of SIG/Standard/Specification:
	(d) If the invention is embodied in a semiconductor device, actual or anticipated date of tapeout? <u>not currently expected to be used by Intel, but might be used by other CPU vendor(s).</u>
	(e) If the invention is software, actual or anticipated date of any beta tests outside Intel
7.	Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? NO: X YES: Name of individual or entity:
3.	Is this invention related to any other invention disclosure that you have recently submitted? If so, please give the title and inventors:no_
	***************************************
	PLEASE READ AND FOLLOW THE DIRECTIONS ON

# PLEASE READ AND FOLLOW THE DIRECTIONS ON HOW TO WRITE A DESCRIPTION OF YOUR INVENTION

Please attach a description of the invention to this form, DATED AND SIGNED BY AT LEAST ONE PERSON WHO IS NOT A NAMED INVENTOR, and include the following information:

1. Describe in detail what the components of the invention are and how the invention works.

The ACPI 2.0 Specification defines a Processor Performance State capability, and a software interface that the operating system can use to dynamically change the processor performance/power characteristics, based on a software policy implement in the operating system. The software interface uses an integer number to specify the use of an arbitrary number of processor performance states, P0 through Pn."

This invention is a CPU internal control register interface to software, that directly corresponds to the ACPI 2.0 Specification Processor Performance State format, coupled with a method to associate the integer number with CPU core frequency and core power supply voltage. The integer number acts as a pointer into an internal CPU read-only memory table, that holds unique information for CPU core frequency and core power supply voltage for each of the Processor Performance States implemented by the CPU.

2. Describe advantage(s) of your invention over what is done now.

This invention considerably simplifies the current control method, by moving the control method from the chipset to the CPU, and reducing the software interface to communicating an integer number. Also, it permits CPU implementation of an arbitrary number of CPU performance/power states, and insures optimal CPU core frequency and core power supply voltage for each of these states


3. YOU MUST include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.

This figure and description shows one possible implementation of this invention.

RECEIVED

JUN 0 9 2004

**Technology Center 2100** 



The CPU MSR is a control register in the CPU. The PSA[3:0] read-only bit field informs the control software of the number of Processor Performance States supported by this CPU. In this example, the 4-bit Fuse is programmed to a binary value of 0011b, to indicate that this CPU supports Processor Performance States P0, P1, P2 and P3. The PSS[3:0] write/read bit field can be read by the control software to learn the current Processor Performance State, and written by the control software to select a new Processor Performance State. In this example, valid values binary values are 0000b, 0001b, 0010b and 0011b, directly corresponding to the Processor Performance States P0-P3.

In this example, the PSS[3:0] binary value is used as an address to the OTP ROM array, to select one of the PLL Multiplier and VR VID values. When a new PSS[3:0] value is written, a method beyond the scope of this invention is used to change the CPU core frequency (defined by the PLL Multiplier value sent to the CPU internal clock generator PLL) and CPU core power supply voltage (as defined by the VR VID value).

The PLL Multiplier and VR VID values are defined to deliver optimal CPU performance/power relationships for the various possible Processor Performance States. While an OTP ROM implemented with CPU Fuses is shown in this example, other technologies are possible, including CPU microcode or software loading of this information during CPU initialization or shortly after CPU Reset.

### 4. Value of your invention to Intel (how will it be used?).

This technology could be used by Intel in future CPUs, if a need is found for directly implementing all CPU core frequency/voltage relationships in CPU hardware. Also, it is possible that this invention could be independently developed by other CPU vendors.

# 5. Explain how your invention is novel. If the technology itself is not new, explain what makes it different.

Current and planned future CPU Geyserville control methods do not provide CPU hardware-enforced restrictions on CPU frequency/voltage relationships. Instead, these relationships are either hard-wired in platform hardware,

or are determined by software. In either case, it is possible for non-optimal CPU frequency/voltage relationships to be applied to the GPU. With this invention, it is not possible to apply non-optimal CPU frequency/voltage relationships to the CPU, because only optimal relationships are defined within the CPU hardware.

6. Identify the closest or most pertinent prior art that you are aware of.

This invention is an alternative control method for CPU Geyserville frequency/voltage control, which has been disclosed in a number of previous invention disclosures.

7. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?

Manufacturers of CPU devices. Infringement would be identified by advertisement or use of a "Direct ACPI 2.0 Processor Performance State control interface."

\*HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM

DATE: 1/28/2000

SUPERVISOR:

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID

EGAL ID# 1593,	- Plat firmo	JUN 0 JUN 0 tailed inform	MPG	DATE:July 2	28, 2000	used to evalua
our invention for possible partment at JF3-147	ole filing as a pate	nt a licati	on. Wy∰orn co	ompleted, please	return this form	n to the Legal
. Javentor:Da				Xia (Kevin)		
Last N		10177000		Name		Idle Initial
SS#471-25-85						
Home Address:14 Citizenship:					•	
Group: (e.g. TMG, ICG,					•	
Supervisor*Poc		•		· · ·	<del></del> _	
Cupervisorr &		WW.D 100	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_1 110110 _100-0112	14931 1140-	
Inventor						•
Inventor:	Last Name			First Name		Middle Initial
SS#	wwi		¥ .	Phone	_ ws:	
			O14.		State Zip	
Home Address:			_ City			
Home Address:			•		•	
Citizenship: Group: (e.g. TMG, ICG,	B CEG)IABG	UM Presenter Division	r: NameMP	G Subdivision	100-7021-6	
Citizenship:	B CEG)IABG	UM Presenter Division	r: NameMP	G Subdivision	100-7021-6	
Citizenship: Group: (e.g. TMG, ICG, Supervisor *	CEG)IABG	UM Presenter Division WWID	r:MP	G Subdivision		
Citizenship: Group: (e.g. TMG, ICG, Supervisor *	B CEG)IABG	UM Presenter Division WWID	r:MP	G Subdivision		
Citizenship: Group: (e.g. TMG, ICG, Supervisor * (PROVIDE SA	CEG)IABG	UM Presented Division WWID UND	nameMP	G Subdivision Phone		
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention:	CEG)IABG  ME INFORMATI  Method and Apparat	UM Presented Division WWID UND UND UND UND UND UND UND UND UND UN	NameMP	G Subdivision Phone  EACH ADDITION Selection of the control		ror)
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention: What technology/produ	ME INFORMATI  Method and Apparat  uct/process (code n	UM Presented Division WWID  ION AS AE tus of CPU be name) does it	NameMP  BOVE FOR  ased Geyservi	G Subdivision Phone  EACH ADDITION Selection of the control	100-7021-6  M/S:  DNAL INVENT	FOR)
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention:  What technology/produ  Stage of development	ME INFORMATI Method and Apparat uct/process (code n (i.e. % complete)	UM Presented Division WWID  ION AS AE tus of CPU be name) does it	NameMP  BOVE FOR  ased Geyservi	G Subdivision Phone  EACH ADDITION Selection   Selection	100-7021-6  M/S:  DNAL INVENT	ror)
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention:  What technology/production of the component of the compon	ME INFORMATI  Method and Apparat  uct/process (code n  (i.e. % complete) _  of your invention be	UM Presented Division WWID  ION AS AE  tus of CPU be name) does it	NameMP  BOVE FOR  ased Geyservil  relate to:li	G Subdivision Phone  EACH ADDITION Selection   Selection	DNAL INVENT	FIVED
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention:  What technology/production of the companion of the compan	ME INFORMATI  Method and Apparat  uct/process (code n  (i.e. % complete) _  of your invention be	Division WWID  ION AS AE tus of CPU be name) does it	NameMP  BOVE FOR  ased Geyservil  relate to:li  shortly be, pu	G Subdivision Phone	DNAL INVENT	EIVED
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention:  What technology/production of the same description of the same state	ME INFORMATI  Method and Apparat  uct/process (code in (i.e. % complete) _  of your invention be _  anuscript submitted	Division WWID WWID WWID WWID WWID WWID WWID WWI	NameMP  BOVE FOR  assed Geyservit  relate to:li  shortly be, pu  R WILL BE PUI ication approv	GSubdivision Phone  EACH ADDITION Be control Stell future Mobile/Section BLISHED: Bal? YES:	DNAL INVENT	EIVED
Citizenship: Group: (e.g. TMG, ICG, Supervisor *  (PROVIDE SA  Title of Invention: What technology/production of the companion of the comp	ME INFORMATI  Method and Apparat  uct/process (code in (i.e. % complete) _ of your invention be _ anuscript submitted _ been used/sold or	IUM Presenter Division WWID  ION AS AE  tus of CPU be  name) does it  een, or will it  ATE WAS OF for pre-public	NameMP  BOVE FOR  ased Geyservil  relate to:li  shortly be, pu  R WILL BE PUI ication approvi	GSubdivision Phone  Phone  EACH ADDITION  Selection    Select	DNAL INVENT	EIVED
Citizenship: Group: (e.g. TMG, ICG, Supervisor *	ME INFORMATI  Method and Apparat  uct/process (code in (i.e. % complete) _  of your invention be _  anuscript submitted	IUM Presenter Division WWID  ION AS AE  tus of CPU be  name) does it  een, or will it  ATE WAS OF for pre-public	NameMP  BOVE FOR  ased Geyservil  relate to:li  shortly be, pu  R WILL BE PUI ication approvi	GSubdivision Phone  Phone  EACH ADDITION  Selection    Select	DNAL INVENT	EIVED
Citizenship: Group: (e.g. TMG, ICG, Supervisor *	ME INFORMATI  Method and Apparat  uct/process (code in (i.e. % complete) _ of your invention be _ anuscript submitted _ been used/sold or	IUM Presenter Division WWID ION AS AE tus of CPU be name) does it een, or will it OATE WAS OF	NameMP  BOVE FOR  ased Geyservil  relate to:li  shortly be, pu  R WILL BE PUI ication approvi	GSubdivision_PhonePhone  EACH ADDITION  Selection	DNAL INVENT	EIVED  A 2000  ABASE GROUP  BAL TEAM

PLEASE READ AND FOLLOW THE DIRECTIONS ON THE ATTACHED PAGE ON HOW TO WRITE A DESCRIPTION OF YOUR INVENTION

6. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or

Name of individual or entity: \_

- 1. Describe in detail how the invention works.
- a) The purpose of this invention is to offer a M&A for CPU based Geyserville control
- b) Hardware consists of 3 parts-BR/VidTargets, VidROM and control.
- c) BR/VidTargets consists of all the Bus Ratio's and corresponding Vid Targets that comprising the Geyserville states. It is a fuse block that is programmed after testing is done. The bus ratio-Vid targets setting and relationship is processor segment dependent, processor stepping dependent and bin group dependent.
- d) VidROM is a ROM that has all the Vid entries that controls the VR.
- e) Control hardware consists of a up-down counter, a comparator and a finite state machine(FSM).
- f) When CPU starts a Geyserville transition, it first instructs FSM the target state index. FSM will then read out the corresponding bus ratio and Vid target pair. Bus ratio will be passed to PLL block. Vid target will be passed to comparator.
- g) For a low to high transition, voltage will be raised before switching CPU core frequency. For a high to low transition, CPU will switch core frequency and then lowers the voltage.
- h) Voltage ramping is a process controlled through comparator, Up-down counter and VidROM,. The comparator compares the target Vid with the current Vid. The Up-down counter will walk the VidROM one step at a time until the current Vid reaches the target Vid. VidROM output will be passed to VRM.
- i) Since voltage ramping rate can be controlled through FSM by adjusting Up-down counter update rate, handshaking between VRM and CPU can be eliminated. CPU will wait long enough for each 25mV~50mV Vid step to be fulfilled by VRM
- 2. Describe advantage(s) of your invention over what is done now. Current VRM control is done through VCH and on board Vid wiring. It is a workable solution for a 2 state Geyserville architecture, but for multiple states Geyserville, this scheme complicates platform design. The proposed scheme enables a CPU based Geyserville control interface that offers platform simplicity, safety as well as ease of management. ICH will no longer be part of the Geyserville control loop, No more on board wiring is needed; binding of bus ration-Vid pairs through fuse also eliminates illegal frequency-voltage combinations that may either damage CPU oxide through over voltage or cause a CPU function failure when voltage level is insufficient for the operating frequency. The scheme also frees ACPI/OS/ICH/board wiring from managing bus ratio and Vid pairs that is processor segment dependent, processor stepping dependent and bin group dependent. Handshaking between VRM and CPU can also be eliminated due to stepwise Vid ramping under predefined rate control.
- 3. Include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.
- 4. Value of your invention to Intel (how will it be used?).

  The invention proposes value added nower management

The invention proposes value added power management feature for Intel mobile CPU. When used on mobile platform, it can offer platform simplicity, safety as well as ease of management.

- 5. Identify the closest or most pertinent prior art that you are aware of.
- 6. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?

This feature is a key feature CPU power management state and can be identified by product spec.

INT	EL	CO	NFI	DE	ITV	ΑL

\*HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM

DATE: 1/31/66

SUPERVISOR:

SUPERVISOR: \_\_\_\_\_\_

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID





## Geylll Vid Scheme

nent Group

- CPU controlled dynamic Vid
  - CPU based scheme can bind bus ratio with Vid in production
    - stepping dependant, bin group dependant
- Use ROM to generate Vid output
  - Using ROM saves fuse resource
    - Vid table has 32\*5=160 bits
  - Using ROM eliminates illegal Vid
    - a register based scheme will be prone to software bug
      - · register scheme involves read and write
      - ROM only involves read
    - ROM can limit the upper and lower Vid values
      - · avoid over voltage or under voltage

nte

6 June, 2000

Intel Confidentia

1



# Index/BusRatio/Vid Fuse Field

ament Group

- ☐ Geyserville States has three field
  - Index Field: used for MSR read BusRatio/Vid tagging
  - · BusRatio Field: used for PLL lock
  - VidTarget Field: used for matching voltage with frequency
- MSR act as liaison between software and hardware
  - MSR accesses Index field to read out number of states
    - MSR read index field
    - MSR pass the index to ACPI
    - BIOS can mask out certain Geyserville states
  - ACPI uses MSR to designate target state
    - ACPI writes MSR
    - MSR pass the index to FSM
    - FSM use the index to read out BR/Vid pair


ntel

6 June, 2000

Intel Confidential

2

	eyserville Co	onfigu	ıration Blo	ock	
Coment Group	GeyMode	Index	BusRatio	VidTarget	
	ReserveMode	00-	xxxx/yyyy(00)	zzzzz(00)	
Argania (	BatMode	01-	xxxx/yyyy(01)	zzzzz(01)	
	ACMode	10-	xxxx/yyyy(10)	zzzzz(10)	
	TurboMode	11-	xxxx/yyyy(11)	zzzzz(11)	
6 June, 2	2000	Intel Co	nfidential		3



PIUL3| OIFE OSURE INTEL CONFIDENTIAL 15934 Mobile / IAG (n) 6 7 2004 DETE: \_\_July 28, 2000\_ AUG - 2 2000 It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to the Legal Department at JF3-147. If you have any questions, please call 264-0444 or 264-0998. Inventor: Last Name First Name Middle Initial \_\_471-25-8371\_\_\_\_\_ WWID \_\_\_\_10177836\_\_\_ Phone \_\_\_\_\_765-7560 \_\_\_\_\_ M/S: \_\_RN6-52 \_\_\_\_h\_ Home Address: \_\_\_\_1423 Chavez Way\_\_\_\_ City \_\_\_\_San Jose\_\_\_\_ State \_CA\_\_ Zip \_\_\_95131\_\_\_\_\_ Citizenship: \_\_\_\_\_P.R.C.\_\_\_\_ \_\_\_\_Frank Spindler\_\_\_\_ BUM Presenter: Group: (e.g. TMG, ICG, CEG) \_\_\_IABG\_\_\_ Division Name \_\_MPG\_ Subdivision \_\_100-7021-6\_\_\_ Supervisor\*\_\_\_\_\_Pochang Hsu\_\_\_\_\_\_ WWID \_\_10074343\_\_\_\_\_\_ Phone \_765-6772\_\_\_ WS: \_\_RN6-52\_\_\_ Inventor: Cline First Name Last Name Phone 408-765-7066 WS: RN6-49 Fax # 408-765-4614 YES \_\_\_\_\_ NO X Citizenship: USA WWID: 10580426 Contractor: Inventor E-Mail Address: Les.Cline@intel.com Home Address: 649 Madrone Avenue City Sunnyvale State CA Zip \_94085 Country USA Corporate Level Group (e.g. iABG, NCG, CEG) IABG Division MPG Subdivision 100-7021-6 Supervisor\* Sung-Soo Cho WWID 10038632 Phone 408-765-5264 WS: RN6-49 (PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR) 2. Title of Invention: Method and Apparatus of CPU based VRM control and software based Geyserville interface 3. What technology/product/process (code name) does it relate to: \_\_Intel future Mobile/Server CPU products 4. Stage of development (i.e. % complete) RECEIVED 5. (a) Has a description of your invention been, or will it shortly be, published outside Intel: DATE WAS OR WILL BE PUBLISHED: If YES, was the manuscript submitted for pre-publication approval? YES: (b) Has your invention been used/sold or planned to be used/sold by Intel or others? PATENT DATABASE GROUP INTEL LEGAL TEAM NO: \_\_\_\_\_ YES: \_\_\_ x DATE WAS OR WILL BE SOLD: (c) Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification? NO: \_\_\_x \_\_ YES: \_\_\_\_\_

consortia?

(d) If the invention is a semiconductor device, actual or anticipated date of tapeout?

NO: \_x \_\_ YES: \_\_\_\_ Name of individual or entity: \_\_\_\_\_

(e) If the invention is software, actual or anticipated date of any beta tests.

Name of SIG/Standard/Specification: \_\_\_

6. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue badge employee or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or

- 1. Describe in detail how the invention works.
- a) The purpose of this invention is to offer a M&A for CPU based VRM control and software based Geyserville interface
- b) CPU VRM control hardware consists of 2parts VidROM and control.
- c) VidROM is a ROM that has all the Vid entries that controls the VR.
- d) Control hardware consists of a up-down counter, a comparator and a finite state machine(FSM).
- e) When CPU starts a Geyserville transition, it first instructs FSM the bus ratio and Vid target pair. Bus ratio will be passed to PLL block. Vid target will be passed to comparator.
- f) For a low to high transition, voltage will be raised before switching CPU core frequency. For a high to low transition, CPU will switch core frequency and then lowers the voltage.
- g) Voltage ramping is a process controlled through comparator, Up-down counter and VidROM, . The comparator compares the target Vid with the current Vid. The Up-down counter will walk the VidROM one step at a time until the current Vid reaches the target Vid. VidROM output will be passed to VRM.
- h) Since voltage ramping rate can be controlled through FSM by adjusting Up-down counter update rate, handshaking between VRM and CPU can be eliminated. CPU will wait long enough for each 25mV~50mV Vid step to be fulfilled by VRM.
- 2. Describe advantage(s) of your invention over what is done now. Current VRM control is done through VCH and on board Vid wiring. It is a workable solution for a 2 state Geyserville architecture, but for multiple states Geyserville, complexity and overhead piles up. The proposed scheme enables a CPU based VRM control interface that offers platform simplicity as well as ease of management. ICH will no longer be part of the Geyserville control loop; No more on board wiring is needed; CPU can have as much as possible Geyserville state without hardware overhead. Handshaking between VRM and CPU can also be eliminated due to stepwise Vid ramping under predefined rate control.
- 3. Include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.
- 4. Value of your invention to Intel (how will it be used?). The invention proposes value added power management feature for Intel mobile CPU. When used on mobile platform, it can offer platform simplicity, Geyserville feature flexibility.
- 5. Identify the closest or most pertinent prior art that you are aware of. N/A
- 6. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected? This feature is a key feature CPU power management state and can be identified by product spec.

\*HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM

- DATE: 7/3//00

SUPERVISOR: Joseph



# **Geylll Vid Scheme**

ment Group

- ☐ CPU controlled dynamic Vid
  - Use ROM to generate Vid output
  - Using ROM saves fuse resource
    - Vid table has 32\*5=160 bits
  - · ROM can limit the upper and lower Vid values
    - avoid over voltage or under voltage
- ☐ MSR contains two fields for Geyserville
  - · BusRatio Field: used for PLL lock
  - VidTarget Field: used for providing target Vid for VidROM
- □ MSR acts as liaison between software and hardware
  - · ACPI uses MSR to designate target state
    - ACPI writes MSR bus ratio and target Vid
    - MSR passes the bus ratio to PLL and target Vid to VidROM

intel

6 June, 2000

Intel Confidential

Vid Block Diagram

To PLL

To VidROM

To VidROM

FSM

MSR

6 June, 2000

Intel Confidential